Image from Google Jackets

VERILOG DIGITAL SYSTEM DESIGN : REGISTER TRANSFER LEVEL SYNTHESIS, TESTBENCH, AND VERIFICATION.

By: NAVABI, ZAINALABEDINMaterial type: TextTextLanguage:   ENGLISH Publication details: NEW DELHI ; TATA MCGRAW-HILL PUB. CO. LTD. Edition: 2nd ed; 2008Description: 384Subject(s):   VERIOLG DIGITAL SYSTEM DESIGNDDC classification: 621.392.392 |
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Home library Call number Status Notes Date due Barcode
Text Books PCCOE
PCCOE
621.392.392 (Browse shelf(Opens below)) Available E AND TC PCCOEEC18104

There are no comments on this title.

to post a comment.

Powered by Koha