TY  - BOOK
AU  - NAVABI, ZAINALABEDIN
TI  - VERILOG DIGITAL SYSTEM DESIGN : REGISTER TRANSFER LEVEL SYNTHESIS, TESTBENCH, AND VERIFICATION
U1  - 621.392.392 
CY  - NEW DELHI
KW  -   VERIOLG DIGITAL SYSTEM DESIGN
ER  -